-1-

METHOD AND APPARATUS FOR SEARCHING FOR A PRE-DEFINED CODE IN A BIT STREAM

BACKGROUND OF THE INVENTION

5

1. Field of Invention

This invention relates generally to the field of multiple access digital communication, and more particularly, to methods, apparatus, media and signals for searching for a pre-defined code in a bit stream, as well as to systems incorporating same.

10

2. Description of Related Art

In the field of communications, there is often a need for multiple transmitters to transmit simultaneously on a shared transmission medium. In order to facilitate such shared access to a medium it is necessary to provide a method of avoiding interference between the transmissions of separate users. A number of methods for facilitating multiple access are known in the art, such as time division multiple access (TDMA) and frequency division multiple access (FDMA). Direct sequence spread spectrum (DS-SS) techniques, such as code division multiple access (CDMA) possess significant advantages over TDMA and FDMA however.

A direct sequence coding spread spectrum communication technique essentially encodes a digital data signal with a digital pseudo-random sequence (hereinafter, "pre-defined code") of much higher bit rate to produce a third signal, a process sometimes called "spreading". Individual bits of this pre-defined code are called chips.

30

25

This third signal may be modulated to a radio-frequency carrier and transmitted from an antenna. At a receiver, the radio-frequency carrier is demodulated to reproduce the third signal. The receiver generates a digital pseudo-random sequence of the same form as that of the received signal

-2-

(hereinafter, "reference code"), and attempts to synchronize its phase to that of the received signal in order to recover the data thereof. communication systems typically transmit such a predefined code, also called a pilot signal, to allow users to synchronize to the transmitter and receive However, multi-paths which are received communications therefrom. separate instances of the pre-defined code at various amplitudes and phases due to atmospheric and environmental conditions, i.e., "echoes" of the predefined code may also be received.

10

5

15. įż H

Searching for a pre-defined code in a bit stream representing a received signal by attempting to correlate it with a reference code is often called "acquisition". Generally, acquisition entails searching for the position (e.g., phase) of a pre-defined code in a received bit stream by attempting to correlate it with a plurality of reference codes, each generally of a form similar to the pre-defined code, but at a different position (e.g., phase) than the predefined code. In so doing, acquisition effectively tests multiple hypotheses of what the pre-defined code position (e.g., phase) might be in order to find a hypothesis of said position that is maximally likely for the given search parameters.

25

20

the location of the pre-defined code will span a narrow region thereof (the "region of interest"), in which most of the energy from multi-paths of the predefined code subsists. For example, the overall search space for the predefined code may span thousands of chips, but most of the energy of multipaths of the pre-defined code may be confined within a narrow region of interest, spanning 13 microseconds or 16 chips, for example. Ideally, one would like to concentrate one's search in the region of interest, but without prior knowledge about what may be the region of interest such a search is not feasible.

It will be appreciated that the overall search window may be very large, but

-3-

It is known in the art that the accuracy of a search for the phase of the predefined code may be increased by performing a second search with a larger effective search time, known as dwell time. Such an approach is taken by dual dwell systems, which perform two searches. Typically dual-dwell systems attempt to locate a region of interest by a first coarse search at a first resolution, and then, once a sufficient correlation is found, they concentrate their search at the same resolution on the region of interest by increasing the dwell time over a smaller window spanning the region of interest, which yields a better estimate of the presence of a pilot signal in that region (i.e., a longer second dwell provides a reduction in the statistical variance of the energy estimation). The cost of this approach is that the second dwell must take a longer period in order to improve search accuracy. An approach reducing the time of the second dwell is needed.

It will further be appreciated that the received signal is analog and bandwidth-limited in nature. Thus, when the received analog signal is converted into a digital bit stream, the resultant signal will comprise pseudo-digital pulses which are only an approximation of the original digital bit stream in the transmitter before transmission. Various other radio-frequency signals, including multi-paths of the pilot signal itself, interfere with the received signal further. An acquisition method, means, code, apparatus, or system, may therefore find a correlation at a particular position or phase of the reference code, but this location or phase may be sub-optimal since it may be found at the edge of the bit of the pre-defined code in the incoming bit stream.

25

30

5

10

:D

15...

M

a Tal

2**0**

Unfortunately, a sub-optimal alignment of a receiver's reference code will lead to inaccuracies in despreading data in its received signal. Moreover, in a IS-95 CDMA system, an accurate determination of the phase of a pilot signal improves the timing of handoffs of cell phone communication channels between basestations. As such, there is a need for enhanced accuracy of pulse-targeting to ensure that the position or phase of a reference code may be accurately aligned to that of a pre-defined code in an incoming bit stream.

5

10

The same are

15 F

į di

20<u>-</u>

25

30

-4-

SUMMARY OF THE INVENTION

The present invention addresses the above need by providing, in accordance with one aspect of the invention, a method of scarching for a pre-defined code in a bit stream. The method involves initiating a first search for the position by applying the reference code at multiple times or phases to the received bit stream containing the pre-defined code according to a first resolution to produce a first set of correlation values and associated times. Then, a second similar search, at the same resolution, but smaller window size, is initiated to produce a second set of correlation values and associated times, the starting point for the second search being offset in time from a maximal correlation of the first set of correlation values by a defined interval, and the reference code being applied at times other than those searched in the first search. A maximal correlation value is selected out of the first and second sets of data for use in calculating the strength of the sought pre-defined code in the received bit stream at a maximally likely position or phase.

By following the above method, the accuracy of the overall search is Increased since the resolution is increased over a region of interest.

In addition, the time to search or memory requirements ordinarily associated with higher resolution searches are not significantly increased because the results of the first search may be limited to a small number of maximal values. For example, in one embodiment, the method may double the search resolution from ½ chip to ½ chip over the region of interest, but maintains a search cost that is roughly comparable to that of a ½ chip resolution search. Furthermore, the peak signal strength loss associated with a ½ chip resolution search can be 1.2 dB or higher (depending on the baseband filtering assumed), but a ¼ chip resolution search may cut this loss by a quarter, thereby enhancing search accuracy.

20

25

30

5

10

-5-

Moreover, performing a second search at a ½ chip resolution at locations offset by ¼ chip from those of the first search and combining the results with those of the first search is more efficient than performing the second search at a ¼ chip resolution, since a search window that is twice as large can be effectively searched in the same amount of time for a given allowable search cost.

In accordance with another aspect of the invention, there is provided a computer readable medium for providing codes for directing a processor circuit to search for a predefined code in a bit stream. The codes direct the processor circuit to initiate a first search for the position of the predefined code by applying the reference code at multiple times or phases to the received bit stream containing the pre-defined code according to a first resolution to produce a first set of correlation values and associated times. Then, the processor circuit is directed to initiate a second search, at the same resolution, to produce a second set of corrolation values and associated times, the starting point for the second search being offset in time from a maximal correlation of the first set of correlation values by a defined interval. and the reference code being applied at times other than those searched in the first search. The processor circuit is also directed to select out of the first and second sets of data maximal correlation values for use in calculating the strength of the sought pre-defined code in the received bit stream at maximally likely positions.

In accordance with another aspect of this invention, there is provided a signal encoded with computer readable instructions for directing a processor circuit to search for a predefined code in a bit stream. The signal has a first code segment for directing the processor circuit to initiate a first search for correlation of the bit stream with a reference code applied to the bit stream at a plurality of different times according to a first resolution to produce a first set of correlation values and associated times. The signal also has a second code segment for directing the processor circuit to initiate a second search for

-6-

correlation of the bit stream with said reference code applied to the bit stream at a second plurality of different times to produce a second set of correlation values and associated times, the reference code being offset in time from a maximal correlation value of the first set such that the reference code is applied to the bit stream at times other than times of the first plurality. The code segments cause a maximal correlation value to be chosen from the first and second sets together for use in calculating a strength of the predefined code in the bit stream.

10

5

In accordance with another aspect of this invention, there is provided an apparatus comprised of a searcher and a searcher controller. The searcher is operable to search for correlation of a reference code with a bit stream, by applying the reference code to the bit stream at a plurality of different times according to a first resolution to produce a set of correlation values and associated times. The search controller is operable to initiate a first search as described above, to initiate an offset second search as described above, such that the data from the first and second searches is operable to determine a measure of the strength of the predefined code in the bit stream at the associated times.

We see he den to the man of the limit of the

The controller may be operable to reference the times from the first and second sets to a common time. The controller may be operable to select, out of the first and said second sets, a maximal correlation value for use in calculating the strength of the predefined code in the bit stream.

25

The controller may cause the second search to be initiated when the maximal correlation value of the first set exceeds a threshold value and the searcher may be programmable to selectively initiate the second search.

30

The controller may be operable to limit the first and second sets of correlation values to a pre-defined number of correlation values.

10

W.

١...

and the

20

25

30

-7-

The controller may be operable to produce the correlation results within a search window, over a dwell time, at a resolution and at a window start time offset relative to a timing signal, the start time offset being a fraction of the chip resolution. The controller may be operable to supply search window, dwell time, resolution, and start time offset variables to the searcher to define parameters of the first and second searches. The controller may also be operable to supply a start time offset variable specifying a start time at a multiple of one-half of the resolution, relative to the maximal correlation value. The start time may be earlier than the time associated with the maximal correlation value of the first set by 5/4 of a bit time of the reference code, for example.

The controller may be operable to eliminate from the first and/or second sets of correlation values, the correlation values which are less than adjacent correlation values and nearer in time than a defined period.

The searcher may be implemented in an application specific integrated circuit (ASIC) and the controller may be implemented a digital signal processor, for example.

Advantageously, the apparatus may perform the entire dual search process within a low-level DSP-based search engine, without burdening the usual maintenance algorithms executed by a higher-level central processor (CPU) of the system in which the apparatus is used. As such, this dual search adds no traffic to the interface between the DSP and CPU. Furthermore, whether the DSP performs a dual search or not may be determined by the CPU as part of its overall search request by simply setting or clearing a flag in its request primitive to the DSP.

In accordance with another aspect of the invention, there is provided an apparatus for searching for a predefined code in a bit stream. The apparatus includes an integrated circuit and a processor circuit. The integrated circuit is

configured to search for correlation of a bit stream with a reference code applied to the bit stream at a plurality of different times according to a first resolution to produce a set of correlation values and associated times. The processor circuit communicates with the integrated circuit, and is configured to initiate a first search, a second search, and to produce a combined set of correlation values and associated times to produce a combined set of correlation values operable to be used for determining a measure of the strength of the predefined code in the bit stream.

10

1 22

The Hall has

han M. M.

 5

In accordance with another aspect of the invention, there is provided a system incorporating the above apparatus, and further comprising a demodulator for demodulating a quadrature encoded input signal to produce I and Q bit streams, the searcher including a correlator for correlating the reference code with the I and Q bit streams. The system may further comprise a receiver for receiving quadrature encoded pilot signals in a direct sequence spread spectrum (DS-SS) system, and be operable to use the combined set of correlation values to calculate the strength of a received pilot signal.

15

20

Other aspects and features of the present invention will become apparent to those ordinarily skilled in the art upon review of the following description of specific embodiments of the invention in conjunction with the accompanying

figures.

BRIEF DESCRIPTION OF THE DRAWINGS

25 In drawings which Illustrate embodiments of the invention,

Figure 1

Is a block diagram of a system according to a first embodiment of

the invention;

30

Figure 2 is a block diagram of a searcher shown in figure 1:

10

15

20

25

30

-9-

Figure 3A and 3B are a flowchart of a pilot routine executed by a processor circuit of the system shown in Figure 1.

DETAILED DESCRIPTION

Referring to Figure 1, a communications appliance for use in a direct sequence spread spectrum (DS-SS) system, according to one aspect of the invention is shown generally at 10. In this embodiment, the system includes a receiver 14 for receiving a quadrature encoded pilot signal and multi-paths thereof from a base station in a (DS-SS) system. Typically such a signal is a pseudo random bit sequence and thus may be regarded as a pre-defined code.

The receiver 14 provides a signal to a baseband down converter 16 which produces in-phase (I) and quadrature (Q) component bit streams 18 and 20 of the received pilot signal. An apparatus 12 according to another aspect of the invention searches for the predefined code in the in-phase (I) and quadrature (Q) components and produces a measure of pilot signal strength.

It will be appreciated that in a DS-SS system a base station (not shown), or remote mobile station, will transmit the pseudo-random bit sequence as a pilot signal for use by remote communications appliances to allow them to synchronize with the base station or other transmitting station to decode information transmitted therefrom. It will be appreciated that in general pilot signals may be simultaneously transmitted from a plurality of transcelvers and may be subject to distortion due to atmospheric conditions or environmental conditions, giving rise to multipath pilot signals of generally the same form as the original signal but varied in amplitude and phase. This often makes it difficult for an appliance to discern between received pilot signals and to determine which pilot signal the mobile system should synchronize with. The apparatus 12 functions to produce representations of signal strength of the various pilot signals it receives to permit a microprocessor 22 of the wireless communications appliance to determine which pilot signal to synchronize with.

-10-

In this embodiment the predefined code is comprised of "chips" which are defined as the time period during which the pilot signal is held constant (i.e., the bit period of the pilot signal). Typically, in a CDMA system these chips have a period of about 0.81 µSeconds for a chipping rate of 1.2288 Mchips/sec.

<u>Apparatus</u>

5

10

15

, Will

20=

25

30

To produce a measure of signal strength, the apparatus 12 includes a searcher shown generally at 24 and a controller shown generally at 26. In this embodiment, the searcher 24 is implemented in an application specific integrated circuit (ASIC) which may include other communications functions of the system, besides the searcher 24, for example.

The controller 26, in this embodiment, is implemented by a processor circuit which, in this embodiment, is programmable. The processor circuit may include a digital signal processor, for example, and it may be implemented on the ASIC, for example. A CPU of the system may also be incorporated on the ASIC..

Effectively, the searcher 24 is operable to search for correlation of a reference code with the predefined code represented by the 1 and Q component bit streams 18 and 20. To do this the searcher 24 applies the reference code to the 1 and Q component bit streams 18 and 20 at various time offsets from a time base and produces a correlation value for each time offset, representing correlation of the reference code at that time offset. Each time offset is identified by an index and thus the result of each search is a set of correlation values and associated indices. The indices are successively offset in time by a time period referred to herein as the search resolution. Typically the search resolution may be ½ chip, for example. Thus, each time offset is equivalent to ½ of a chip period.

-11-

The controller 26 is operable to communicate with the searcher 24 to initiate a first search for correlation of the received signal with the reference code to produce a first set of correlation values and associated indices and is also operable to selectively initiate a second search, for correlation of the received signal with the reference code to produce a second set of correlation values and associated indices. In the second search the time base is offset from the time base of the first search by a fraction of the search resolution to effectively provide correlation values at indices between the indices of the correlation values produced by the first search. This effectively increases the resolution of the search, enabling correlation values to be produced for signal energies skewed in phase. This improves the accuracy of the measurement of the pilot signal strength.

Referring to Figure 2, the searcher 24 is shown in greater detail. The searcher includes a correlator controller 32 and a plurality of parallel correlators, one of which is shown at 34. In this embodiment there are thirty-two correlators. Each correlator is controlled by the same controller 32.

Each correlator receives the same I and Q component bit streams 18 and 20 and further receives I and Q components of a reference bit stream which are labelled as I PN and Q PN 28 and 30, respectively.

Each correlator has a pair of decimators 29 and 31, a quadrature despreader 33, pair of accumulators 35, 37, squarers 39 and 41, a summer 43, and an integrator 45. The I and Q bit streams 18 and 20 are received as samples at respective decimators 29 and 31 at a bit rate of about 8x1.2288 MHz = 9.8304 MHz. The decimators reduce the number of samples according to the desired search resolution which, in this embodiment, is ½ chip. Thus, two I and Q samples per chip period are provided to the quadrature despreader 33. The samples provided by the decimators 29 and 31 at each correlator 34, or the I PN and Q PN components of the reference code are, however, delayed by different respective amounts corresponding to the time offset associated with

5

10

30

-12-

the respective correlator so that each correlator is associated with a different time offset. The remaining functions of each correlator are the same and are conventional, such that each correlator produces a respective correlation value after the accumulators 35, 37 and integrator 45 are allowed to operate on the incoming I and Q components for a given dwell time. The given dwell time may be represented by the product of coherent and non-coherent accumulation periods N and M, for example, as is known in the art. The correlation values and corresponding indices are stored in a correlation buffer **64** on completion of a search.

10

5

۱.<u>..</u>

25

30

The correlator controller 32 receives a master timing signal which indicates a phase of the reference code and is operable to delay the start of a search by a programmable amount, relative to the phase of the reference code, to provide the different time bases for each search. In this embodiment this delay has a resolution of 1/2 chip.

The correlator controller 32 controls the despread, accumulation, squaring, summing and integrating functions of the correlator in response to variables stored in a winstart register 56, a winsize register 58, a dwell time register 60 and a resolution register 62. The winstart register 56 holds an offset value representing the time base delay (i.e., phase shift) to be applied to the overall search. The winsize register 58 holds a value representing the number of correlators 34 to be rendered active during the search. The dwell time register 60 holds a value representing the time period, or number of chips, over which the correlation is to be calculated. The resolution register 62 holds a value representing the searcher resolution, i.e., the number of samples per chip which are to be provided from the decimators 29 and 31 of each correlator to their corresponding quadrature despreaders 33.

Referring to Figure 1, in this embodiment the searcher 24 and controller 26 communicate through a data bus 50 and through control signals including a go signal 52 and a search complete signal 54. The go signal 52 is transmitted

25

30

g záz

5

Docket ID US018106

-13-

from the controller 26 to the searcher 24 and serves to initiate a search. The search complete signal 54 is transmitted from the searcher 24 to the controller 26 and serves to indicate that a search has been completed. The data bus 50 is used to transfer data between registers in the searcher 24 and registers in the controller 26.

The controller 26 includes a batch buffer 66 for holding variables which are to be transmitted from the microprocessor 22 to the controller 26 for use in the winstart 56, winsize 58, dwell time 60 and resolution 62 registers of the searcher 24. In addition, the controller further includes a search output buffer 68 for receiving and accumulating correlation and index values from the correlation buffer 64 of the searcher 24. The controller 26 further includes a max data/index buffer 70 which holds a subset of the accumulation and index values stored in the search output buffer 68, as will be described in more detail below. The controller 26 further includes a dual dwell flag register 72 operable to be loaded by the microprocessor 22 to indicate whether or not the ability to conduct the second search is enabled.

Finally, the controller 26 has program memory 74 for receiving and holding a program for directing a processor circuit 76 of the controller 26 to interact with the searcher 24 and manipulate data within registers in the controller 26.

The program memory 74 is operable to receive a signal encoded with processor readable instructions for directing the processor circuit to initiate the first and second searches described above. The instructions further direct the processor circuit 76 to select out of the first and second sets a maximal correlation value for use in calculating a strength of the predefined code in the bit stream. In this embodiment, the instructions further include instructions for directing the processor circuit 76 to actually calculate signal strength of a pilot signal and to provide this signal strength to the microprocessor 22.

10

War Time

22

20

g satist

25

30

The signal providing the processor readable instructions to the controller 26 may be received from a communications interface (not shown), for example, or may be received from the microprocessor 22, for example, in the event that the microprocessor is in communication with a media reader such as shown at 78 for reading a computer readable medium such as shown at 80 upon which are codes for directing the processor circuit to initiate the first and second searches and to select a maximum correlation value for use in calculating a strength of the predefined code in the bit stream.

Referring back to Figure 1, effectively the controller 26 initiates a first search for correlation of the received signal bit stream with the reference code applied to the received signal bit stream at a first plurality of different times, i.e., different time offsets to produce a first set of correlation values and associated times, the times being represented by indices.

Then the processor determines from the first set of correlated values, a maximal correlation value and initiates a second search to produce a second set of correlation values and associated times, however, the second search is offset in time from the index associated with the maximal correlation value from the first search and hence from the time base of the first search such that, effectively, the bit stream samples considered in the second search are those which are between samples of the first search. Thus, effectively the offset indices used in the second search are shifted in time relative to the same offset indices of the first search such that the second search is performed during a period between successive indices of the first search. Both searches are performed at the same sample resolution, however, the second search is effectively time shifted to search during periods between the samples of the first search, to create a larger set of data with increased resolution. This provides greater accuracy in detecting signal energies in the received I and Q components.

10

Hin hill

20

25

30

-15-

Referring to Figure 3, a flowchart describing a pilot routine implemented by the codes stored in the program memory 74 shown in Figure 1 is shown generally at 100. It will be appreciated that the pilot routine is a specific implementation of the method steps described above and thus includes additional enhancements which are not absolutely necessary to achieve the purpose of the invention. A simplified procedure would suffice. Nevertheless, the pilot routine depicts a practical way of implementing the methods described herein.

Referring to Figure 3, the pilot routine 100 is invoked upon receipt of a search request from the microprocessor 22 shown in Figure 1.

Upon receipt of a search request, block 102 directs the controller 26 to transfer search parameters from the batch buffer 66 to the hardware registers 56, 58, 60 and 62 and then to render the go signal 52 active, to cause the searcher 24 to initiate a search.

Initially in this example, for the first search the search window is set to 60 chips. Since there are 32 correlators mutually offset by ½ chip, a 16 chip window is effectively searched each time a search is initiated. Thus, 4 search procedures would be required to search the entire 60 chip window.

Block 104 directs the controller 26 to wait for a search interrupt to be received on the search completion signal 54 shown in Figure 1. When a search interrupt has been received, block 106 directs the controller 26 to normalise and transfer the search results, i.e., the correlation value and its corresponding index value from the correlation buffer 64 in the searcher 24 to the search output buffer 68 of the controller 26. Normalisation is then accomplished by dividing by N² and M, the inner and outer dwell times, respectively. Block 108 then directs the controller 26 to transfer the maximum correlation value and its associated index in the search output buffer 68 to the

-16-

end of the search output buffer 68. In other words, a sort is performed by this block.

Block 110 then directs the processor to transfer the maximum correlation value and its corresponding index in the search output buffer 68 to the max data/index buffer 70. Block 112 then directs the controller 26 to eliminate correlation values and associated indices which have index values indicating a time separation between an adjacent correlation and index value less than a minimum threshold, which in this embodiment is 1 chip. Then block 114 directs the controller to determine whether there is a predefined number of entries in the maxdata/index buffer 70 and, in this embodiment, that number is four. If four entries have not been received in the maxdata/index buffer 70, the controller 26 is directed back to block 110 to find the next maximum correlation value in the search output buffer 68 and transfer it to the maxdata/index buffer 70 and then to eliminate correlation values and indices as required by block 112.

Once the predefined number of maximum correlation values (i.e., four), have been loaded into the maxdata/index buffer 70, block 116 directs the processor circuit 76 to determine whether the entire search window (60 chips) has been searched. If not, then block 118 directs the processor circuit 76 to put new search parameters in the batch buffer 66 to transfer these values to the hardware registers 56, 58, 60 and to start the searcher 24 using the go signal 52. Effectively, a loop is formed by blocks 104 and 118 to produce the first set of correlation values and associated times.

After the first set of correlation values has been produced, the processor circuit 76 is permitted to exit block 116 and to proceed to block 120 which causes it to determine whether or not a dual dwell search is requested. This is determined by reading the dual dwell flag register 72 shown in Figure 1. If a dual dwell search has not been requested, the processor is direct to block 122 which causes it to put the correlation values stored in the maxdata/index

20

g

5

10

25

-17-

buffer 70, in terms of Ec/lo and then to calculate pilot strength therefrom and then to associate the calculated pilot strength to corresponding index values and to pass these results to the microprocessor 22 shown in Figure 1. The correlation values are put in terms of Ec/lo by scaling out any gain associated with the receive circuitry, normalizing the result over a chip duration, removal of bias, and appropriate Q formatting, as is known in the art. Thus pilot signal strength values are calculated and provided to the microprocessor 22.

Referring back to Figure 3, if at block 120 a dual dwell request has been made, then block 124 directs the controller 26 to determine whether a second dwell, i.e., a second search has occurred. If so, then the processor is directed to block 122 to perform the functions described therein. If not, the processor is directed to block 126 which causes it to determine whether any of the entries in the maxdata/index buffer 70 is greater than a second dwell threshold value. If not, the processor circuit 76 is directed to block 122 to perform the functions described therein to calculate signal strength values. If the maximum correlation value exceeds the second dwell threshold, the processor is directed to block 128 which causes it to set a second dwell flag in the second dwell flag register 72 for use by the processor circuit at block 124 to determine whether or not the second dwell is in progress, and the processor is directed to load the hardware registers 56, 58, 60 and 62 with suitable values to initiate the second search.

In this embodiment, in initiating the second search, the value loaded into the winstart register 56 is a value representing a time period which is five-quarters of a chip time in advance of the time indicated by the index associated with the maximum correlation value stored in the maxdata/index buffer 70. Thus, the second search is performed over a region starting from an odd number of 1/4 chips (5/4 of a chip in this embodiment) earlier in time relative to the time associated with the index for the peak correlation value stored in the maxdata/index buffer 70.

14

5

10

30

5

10

17

5 5 Ph 2 Ph

4 į sis

202

25

30

-18-

In addition, a search window value of 16 chips is loaded into the winsize register 58 to cause the second search to focus on a region about the maximal correlation value found in the first search.

When the process described by blocks 104 to 124 is repeated to produce and take into account the set of correlation values produced by the second search, it effectively increases the search resolution over the region spanned by the second search.

In addition, while an 'effective' 1/4 chip resolution is achieved over the 16 chip search window of the second search, it is achieved by conducting the second search at ½ chip resolution, but offset relative to the 1st search by 5/4 chip. Limiting the second dwell to a 16 chip window at ½ chip resolution results in requiring just a single call to the searcher 24. A typical search window of 60 chips at ½ chip resolution searching requires 4 calls to the hardware, so performing a dual dwell on a window of this size only adds about 25% to the overall correlation time. Performing the second search over 16 chips starting in the vicinity of the maximum correlation value of the first search works well since researchers have shown that typical delay spread profiles fall well within such a window size, and location and lower multi-paths tend to follow the peak multi-path in time.

In addition, the second search only occurs if results from the first search indicate enough energy to warrant it. Many searches of non-active set pilots, such as neighbour set searches, do not reveal pilot signals of significant energy. In those cases, a second search would be wasteful, and is therefore not performed.

While the present embodiment is described in terms of a basestation transmitting a pre-defined code to a mobile transceiver, the generality of the method should not be limited to such an implementation. embodiment of this invention, the pre-defined code may be transmitted by, for

-19-

example, a DS-SS basestation, and the search for the phase of the predefined code may be carried out by a mobile transceiver, which applies a reference code of similar form at various phases to search for a correlation. It will be appreciated that in another embodiment of this invention, the predefined code may be transmitted instead by, for example, the mobile transceiver, and the search for the pre-defined code may be carried out by a basestation in the manner described above. Alternatively, the communication could take place between two basestations in the above-described manner, or alternatively, two mobile transceivers.

10

5

While an embodiment has been described in which two searches are conducted at ½ chip resolution, the second search being offset from the first by ¼ chip and spanning a region of interest defined by a maximal correlation value obtained in the first search, so as to effectively achieve a resolution of ¼ chip over regions of interest, the generality of the method should not be limited to such an approach. In another embodiment, the same approach could be applied to other resolutions, for instance, searching at a 1 chip resolution and re-searching at 1 chip resolution at locations offset by a fraction of 1 chip from those of the first search (i.e., locations not coincident with those of the first set).

The contract of the contract o

25

30

While an embodiment has been described in which two searches are conducted, the generality of the method should not be limited to such an approach. In another embodiment of the invention, the same approach could be applied to reference more than two mutually offset sets of searches to a common time base, for instance, doing four sets of searches each at 1 chip resolution each offset from the others by ½ chip and referencing said four sets to a common time. In the latter scenario, the overall search would have an effective search resolution of ½ chip although the search cost would be closer to that of a 1 chip resolution search if, for example, the first search was over a wide window and merely identified a region likely to contain a delay spread

-20-

profile of the pre-defined code, and searches subsequent to the first one were limited to only the region where the delay spread profile is expected.

While the embodiments herein are described for use in a wireless communication system, the generality of the method encompasses any digital communication system requiring provision for the simultaneous access of multiple transmitters to a transmission medium, whether or not the transmission medium is wireless.

While specific embodiments of the invention have been described and illustrated, such embodiments should be considered illustrative of the invention only and not as limiting the invention as construed in accordance with the accompanying claims.

10

5

the hard from the core that the first the first that the first tha